TITLE OF THE INVENTION

5

10

15

LOGARITHMIC TRANSFORMER AND METHOD OF LOGARITHMIC TRANSFORMATION

BACKGROUND OF THE INVENTION

The invention relates to a logarithmic transformer and a method of logarithmic transformation for logarithmically transforming, for example, digital data or the like.

The present application claims priority from Japanese Application No.2002-214046, the disclosure of which is incorporated herein by reference.

Conventionally, in compressing a large number of bits of digital data into fewer bits of digital data and in improving operation efficiency by replacing a multiplication or division between a plurality of pieces of digital data with an addition or subtraction between pieces of digital data which are logarithmically transformed, logarithmic transformation has widely been used as useful means in the field of digital signal processing.

Fig. 1A shows the configuration of a typical logarithmic transformer which has been known heretofore.

This logarithmic transformer is implemented as hardware for the sake of fast logarithmic transformation. As shown in Fig. 1A, the logarithmic transformer includes an address decoder 1 which is a logic circuit and a logarithmic ROM 2 which is made of a read-only semiconductor memory.

The logarithmic ROM 2 is configured as a so-called look-up table, in which a number of pieces of logarithmic transformation data corresponding to digital data to be logarithmically transformed

are stored in advance.

5

10

15

20

25

When the address decoder 1 receives digital data to be logarithmically transformed, it transforms (decodes) the digital data into address data to designate an address of the logarithmic ROM 2 so that logarithmic transformation data corresponding to the digital data is read out.

That is, the values of digital data to be logarithmically transformed, the address data for designating addresses of the logarithmic ROM 2, and the logarithmic transformation data prestored at the addresses designated by the address data are determined in one-on-one correspondence. Thus, when digital data to be logarithmically transformed is supplied to the address decoder 1, the logarithmic transformation data corresponding to the digital data is output from the logarithmic ROM 2 as a result of logarithmic transformation, thereby allowing fast logarithmic transformation.

The conventional logarithmic transformer, however, has had a problem of being extremely large in circuit scale.

This has been a significant problem to be solved in such cases that the logarithmic transformer is incorporated into an electronic apparatus requiring high density packaging, reduced size and weight, etc., and that the logarithmic transformer is formed as a semiconductor integrated circuit device.

Take a concrete example. The address decoder 1 shown in Fig. 1A is composed of a plurality of stages of logic circuits 1a and 1b as shown in Fig. 1B. Each of the logic circuits 1a and 1b includes a number of logic operation elements (inverters, OR gates, NOR gates, AND gates, NAND gates, etc.) in combination.

Here, the plurality of logic circuits la lying in the first stage are made of a plurality of inverters and NOR gates for creating intricate combinations of n-bit (n is an arbitrary natural number) input digital data for logic operation. The logic circuit lb in the next stage is also made of a plurality of logic operation elements so that a number of pieces of data output from the plurality of logic circuits la are intricately combined for logic operation. The logic circuit lb includes a number of stages of logic circuits, not a single stage alone.

As above, due to such reasons as the necessity to generate address data capable of accessing the entire address space of the logarithmic ROM 2, the address decoder 1 has had a large circuit scale.

The look-up table configuration of the logarithmic ROM 2 has also contributed an increase in circuit scale.

That is, the logarithmic ROM 2 must previously contain at least 2^n values of logarithmic transformation data according to the number of bits n of the digital data to be logarithmically transformed.

In addition, even if the logarithmic transformation data is stored as m bits of data which is smaller than the n-bit digital data, the logarithmic ROM 2 still requires a total memory capacity of at least $2^n \times m$ bits.

Under the circumstances, the logarithmic ROM 2 has required a high memory capacity, contributing to the large circuit scale.

SUMMARY OF THE INVENTION

5

10

20

25

The present invention has been achieved in view of the

conventional problems illustrated above. It is thus an object of the present invention to provide a logarithmic transformer having a new configuration.

5

10

15

20

25

According to a first aspect of the present invention, there is provided a logarithmic transformer comprising: a first bit string generator for generating a first bit string of binary data indicating the position of a highest order bit of logic "1" out of bits of digital data to be logarithmically transformed; and a second bit string generator for determining, from the digital data, a second bit string of order lower than the highest order bit of logic "1", the logarithmic transformer outputting logarithmic transformation data, which includes the first bit string as an integral part of a logarithmic transformation value resulting from a logarithmic transformation of the digital data and the second bit string as a fractional part of the logarithmic transformation value.

According to a second aspect of the present invention, the first bit string generator comprises: a detecting unit for detecting the position of the highest order bit of logic "1" out of the bits of the digital data; and a generating unit for generating the first bit string based on a result of detection by the detecting unit.

According to a third aspect of the present invention, the detecting unit detects the highest order bit of logic "1" by decoding the digital data.

According to a fourth aspect of the present invention, the generating unit contains pieces of binary data indicating the positions of the respective bits of the digital data, and selects one out of the pieces of binary data based on the result of detection

by the detecting unit, thereby generating the binary data indicating the position of the highest order bit of logic "1."

According to a fifth aspect of the present invention, the generating unit is composed of a switching circuit for selecting one out of the pieces of binary data, based on the result of detection by the detecting unit.

5

10

15

20

25

According to a sixth aspect of the present invention, the detecting unit comprises: a first logic circuit for outputting data for excluding a bit string lower than the highest order bit of logic "1" from the bits of the digital data; and a second logic circuit for removing the bit string excluded by the data from the bits of the digital data, thereby detecting the highest order bit of logic "1."

According to a seventh aspect of the present invention, the first logic circuit includes a plurality of OR gates for inputting respective bits of the digital data from a most significant bit to a least significant bit, the OR gates having their outputs and inputs cascaded in association with the most significant bit to the least significant bit; and the OR gates generate the data for excluding by performing OR operations between the outputs of the OR gates of higher order bits and the respective bits of the digital data.

According to an eighth aspect of the present invention, the second logic circuit detects the highest order bit of logic "1" by performing AND operations between the respective bits of the digital data and the data for excluding.

According to a ninth aspect of the present invention, the second

bit string generator determines, as the second bit string, a bit string of a predetermined number of bits including a bit following the highest order bit of logic "1" out of the bits of the digital data.

5

10

15

20

25

According to a tenth aspect of the present invention, when the number of bits from the bit following the highest order bit to a least significant bit of the digital data falls short of the predetermined number, the second bit string generator appends as many bits as a shortfall to the least significant bit to generate, as the second bit string, a bit string of the predetermined number of bits.

According to an eleventh aspect of the present invention, the second bit string generator comprises: a second bit string extracting unit for inputting the digital data as successive bit strings each having the predetermined number of bits; and a second bit string selecting unit for making the second bit string extracting unit to extract, as the second bit string, a bit string of the predetermined number of bits having the bit following the highest order bit of logic "1" as a most significant bit of the bit string of the predetermined number.

According to a twelfth aspect of the present invention, the second bit string selecting unit detects the highest order bit of logic "1" by decoding the digital data.

According to a thirteenth aspect of the present invention, the second bit string extracting unit extracts the bit string of the predetermined number of bits including the bit following the highest order bit as the most significant bit, based on the result

of detection decoded by the second bit string selecting unit.

According to a fourteenth aspect of the present invention, the second bit string extracting unit is composed of a switching circuit for extracting the bit string of the predetermined number of bits based on the result of detection by the second bit string selecting unit.

According to a fifteenth aspect of the present invention, there is provided a logarithmic transformation comprising: a first bit string generating step of generating a first bit string of binary data indicating the position of a highest order bit of logic "1" out of bits of digital data to be logarithmically transformed; and a second bit string generating step of determining, from the digital data, a second bit string of order lower than the highest order bit of logic "1". Specifically, logarithmic transformation data on the digital data is generated by using the first bit string as an integral part of a logarithmic transformation value resulting from a logarithmic transformation of the digital data and the second bit string as a fractional part of the logarithmic transformation value.

20

25

5

10

15

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and advantages of the present invention will become clear from the following description with reference to the accompanying drawings, wherein:

Figs. 1A and 1B are diagrams showing the configuration of a conventional logarithmic transformer;

Fig. 2 is a diagram explaining the configuration and operation

of a logarithmic transformer according to an embodiment of the present invention;

Fig. 3 is a diagram further explaining the configuration and operation of the logarithmic transformer according to the embodiment of the present invention;

5

- Fig. 4 is a diagram further explaining the configuration and operation of the logarithmic transformer according to the embodiment of the present invention;
- Fig. 5 is a diagram showing the configuration of an electronic apparatus to which the logarithmic transformer of a practical example is applied;
 - Fig. 6 is a diagram showing the configuration of circuits provided in the logarithmic transformer of this practical example;
- Fig. 7 is a diagram further showing the configuration of circuits provided in the logarithmic transformer of this practical example;
 - Fig. 8 is a chart explaining the operation of the logarithmic transformer in this practical example;
- Fig. 9 is a chart further explaining the operation of the logarithmic transformer in this practical example;
 - Fig. 10 is a chart further explaining the operation of the logarithmic transformer in this practical example;
 - Fig. 11 is a chart further explaining the operation of the logarithmic transformer in this practical example; and
- 25 Fig. 12 is a chart showing the evaluation on the transformation accuracy of the logarithmic transformer in this practical example.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5

10

15

20

25

Hereinafter, a preferred embodiment of the present invention will be described with reference to Figs. 2-4.

Figs. 2 to 4 are diagrams showing the configuration and function of a logarithmic transformer according to the present embodiment.

For ease of explanation, digital data B to be logarithmically transformed will be described as n-bit binary data which is generally expressed such as B (b_{n-1} , b_{n-2} , b_{n-3} , ..., b_2 , b_1 , b_0). Similarly, logarithmic transformation data D given a logarithmic transformation shall be m-bit binary data which can be expressed such as D (d_{m-1} , d_{m-2} , d_{m-3} , ..., d_{m-p} , d_{m-p-1} , ..., d_2 , d_1 , d_0).

In consideration of the meaning of typical logarithmic transformations, the numbers of bits n and m of the foregoing data B and D will be described, though not necessarily be restrictive, as $n \ge m$.

In Fig. 2, this logarithmic transformer applies the processing of logarithmic transformation to the input data B to be logarithmically transformed, and outputs the logarithmic transformation data D which results from the logarithmic transformation.

In order to perform such logarithmic transformation, the logarithmic transformer comprises a logarithmic transformation upper bit string generating unit 3 and a logarithmic transformation lower bit string generating unit 4.

As shown in Fig. 3, the logarithmic transformation upper bit string generating unit 3 comprises an active bit detecting unit 3a and an upper bit string generating unit 3b.

As shown in Fig. 4, the logarithmic transformation lower bit string generating unit 4 comprises a lower bit selecting unit 4a and a lower bit string extracting unit 4b.

Note that the logarithmic transformation upper bit string generating unit 3 and the logarithmic transformation lower bit string generating unit 4, as well as the active bit detecting unit 3a, the upper bit string generating unit 3b, the lower bit selecting unit 4a, and the lower bit string extracting unit 4b, may be formed independently of each other, whereas they may be integrated into one or more circuits.

5

10

15

20

25

That is, for the sake of optimum logic design, these components 3, 4, 3a, 3b, 4a, and 4b need not necessarily be configured independently. Instead, they may be integrated into one or more circuits to shrink the circuit scale by sharing logic operation elements, some of the circuitry, etc.

In Figs. 2 and 3, when the logarithmic transformation upper bit string generating unit 3 is supplied with n-bit input data B to be transformed, it detects a highest order bit of logic "1" (hereinafter, referred to as "active bit") out of the bits b_{n-1} , b_{n-2} , b_{n-3} , ..., b_2 , b_1 , and b_0 of the input data B.

This detecting process is performed by the active bit detecting unit 3a in Fig. 3, whereby the foregoing highest order bit is detected as the active bit. Then, the bit number S for indicating what number of the bit of the input data B the active bit falls on is identified.

For example, when the active bit is the bit b_{n-k} which falls on the kth from the most significant bit (MSB), the bit number S of the bit b_{n-k} is n-k.

In a more specific example, when the input data B is 16-bit (n=16) data expressed as B $(0,\ 0,\ 0,\ 1,\ 0,\ 1,\ 1,\ 0,\ 1,\ 0,\ 0,\ 0,\ 0,\ 0,\ 1)$, the bit b_{n-k} of logic "1" falling on the fourth from the most significant bit (MSB) b_{15} (i.e., b_{12}) is the active bit. The bit number S is "12."

Note that bits of logic "1" among the bits b_{11} - b_0 of order lower than the bit b_{12} , if any, are not regarded as active bits.

Then, the active bit detecting unit 3a supplies the bit number S to the upper bit string generating unit 3b and the logarithmic transformation lower bit string generating unit 4 as the result of detection of the active bit.

10

15

25

Next, the upper bit string generating unit 3b generates a logarithmic transformation upper bit string D_{UP} (d_{m-1} , d_{m-2} , d_{m-3} , ..., d_{m-p}), or the upper p bits including the most significant bit d_{m-1} , of the m-bit logarithmic transformation data D.

Here, the number of bits p of the logarithmic transformation upper bit string D_{UP} is predetermined in accordance with the input data B of n bits, so as to satisfy the relationship $n=2^p$ (in other words, the relationship $p=\log_2 n$).

Then, when the bit number S is supplied from the active bit detecting unit 3a, binary data equivalent to the bit number S (binary data consisting of p bits) is generated. The p-bit binary data makes the logarithmic transformation upper bit string D_{UP} .

In a more specific example, when the input data B is the foregoing 16-bit data which is expressed as B (0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1), the bit number S of the active bit is "12." Then, binary data (1, 1, 0, 0) equivalent to the bit number S is

generated.

5

10

15

20

25

From the relationship $n=2^p$, the number of bits p of the logarithmic transformation upper bit string D_{UP} corresponding to the 16-bit (n=16) input data B is "4." Since the binary data equivalent to the foregoing bit number S is (1, 1, 0, 0), the 4-bit logarithmic transformation upper bit string is $D_{UP}(1, 1, 0, 0)$.

Even if the number of bits m of the logarithmic transformation data D to be generated is smaller than the number of bits n of the input data B, the number of bits p of the logarithmic transformation upper bit string D_{UP} is determined from the relationship $n=2^p$. Then, the logarithmic transformation upper bit string D_{UP} corresponding to the binary data equivalent to the bit number S, or the p-bit logarithmic transformation upper bit string D_{UP} , is generated.

As above, the logarithmic transformation upper bit string generating unit 3 including the active bit detecting unit 3a and the upper bit string generating unit 3b generates the bit number S of the active bit in the form of the logarithmic transformation upper bit string D_{UP} , with the highest order bit as the active bit out of the bits of the input data B which have logic "1."

Next, the logarithmic transformation lower bit string generating unit 4 will be described with reference to Figs. 2 and 4.

When the logarithmic transformation lower bit string generating unit 4 is supplied with n-bit input data B to be transformed, it generates a logarithmic transformation lower bit string D_{LOW} , which represents the lower (m - p) bits of the logarithmic

transformation data D, based on the input data B.

5

15

20

25

In order to generate this logarithmic transformation lower bit string D_{LOW} , there are provided the lower bit selecting unit 4a and the lower bit string extracting unit 4b in Fig. 4.

The lower bit selecting unit 4a selects a bit string $(b_{n-k-1}, b_{n-k-2}, ..., b_1, b_0)$ of order lower than the active bit b_{n-k} designated by the foregoing bit number S, out of the bits b_{n-1} , b_{n-2} , b_{n-3} , ..., b_2 , b_1 , and b_0 of the input data B, and outputs the result of selection to the lower bit string extracting unit 4b.

In the present embodiment, the lower bit string $(b_{n-k-1},\,b_{n-k-2},\,\dots,\,b_1,\,b_0)$ is selected based on the bit number S, whereas other methods are also applicable.

In one modified example, the lower bit string $(b_{n-k-1},\ b_{n-k-2},\ \dots,\ b_1,\ b_0)$ may be selected based on the p-bit logarithmic

transformation upper bit string D_{UP} $(d_{m-1}, d_{m-2}, ..., d_{m-p})$ described above. That is, since the logarithmic transformation upper bit string D_{UP} $(d_{m-1}, d_{m-2}, ..., d_{m-p})$ is the binary data of the bit number S, the lower bit string $(b_{n-k-1}, b_{n-k-2}, ..., b_1, b_0)$ may be selected based on the logarithmic transformation upper bit string D_{UP} $(d_{m-1}, d_{m-2}, ..., d_{m-p})$ instead of the bit number S.

Next, the lower bit string extracting unit 4b extracts upper q bits from the lower bit string $(b_{n-k-1}, b_{n-k-2}, ..., b_1, b_0)$, the number of bits q corresponding to a difference (m-p) between the number of bits m of the logarithmic transformation data D to be generated and the number of bits p of the logarithmic transformation upper bit string D_{UP} . The extracted string of q (i.e., m-p) bits $(b_{n-k-1}, b_{n-k-2}, ..., b_{n-k-1-q})$ makes the logarithmic transformation lower bit

string D_{LOW} (d_{m-p-1} , d_{m-p-2} , ..., d_1 , d_0) of the logarithmic transformation data D_{\star}

Incidentally, if the total number of bits of the lower bit string $(b_{n-k-1},\ b_{n-k-2},\ ...,\ b_1,\ b_0)$ is smaller than q (i.e., m - p), as many bits of logic "0" as the shortfall will be appended to the least significant bit (LSB) b_0 so that the logarithmic transformation lower bit string D_{LOW} ($d_{m-p-1},\ d_{m-p-2},\ ...,\ d_1,\ d_0$) is generated in q bits.

5

10

15

Then, as shown in Fig. 2, the p-bit logarithmic transformation upper bit string D_{UP} (d_{m-1} , d_{m-2} , d_{m-3} , ..., d_{m-p}) is output as an integral value resulting from the logarithmic transformation of the input data B. The q-bit logarithmic transformation lower bit string D_{LOW} (d_{m-p-1} , ..., d_2 , d_1 , d_0) is output as a fractional value resulting from the logarithmic transformation of the input data B.

Then, the logarithmic transformation data D having a total of m bits is output with the logarithmic transformation upper bit string D_{UP} and the logarithmic transformation lower bit string D_{LOW} as the upper bit string and the lower bit string of the logarithmic transformation data D, respectively.

In a more specific example, the lower bit string extracting
unit 4b performs the following processing. This concrete example
will deal with the case where this logarithmic transformer is
configured to generate 8-bit (m = 8) logarithmic transformation
data D from 16-bit (n = 16) input data B, and the input data B is
the foregoing 16-bit data expressed as B (0, 0, 0, 1, 0, 1, 1, 0,
1, 0, 0, 0, 0, 0, 0, 1).

When the input data B (0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1) is input, the logarithmic transformation upper bit string

 D_{UP} $(d_{m-1},\ d_{m-2},\ ...,\ d_{m-p})$ is D_{UP} $(1,\ 1,\ 0,\ 0)$ as described above since the highest order bit of logic "1" falls on the twelfth bit b_{12} .

Here, the logarithmic transformation upper bit string D_{UP} (1, 1, 0, 0) occupies four bits (p = 4) of the 8-bit (m = 8) logarithmic transformation data D to be generated. The remaining four bits (m - p = 4) are allocated for the logarithmic transformation lower bit string D_{LOW} .

As a candidate for the logarithmic transformation lower bit string D_{LOW} , the bit string (0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1), or the bit string $(b_{11}, b_{10}, b_{9}, b_{8}, ..., b_{0})$ of order lower than the foregoing twelfth bit b_{12} , is selected from the input data B (0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1). Then, the bit string (0, 1, 1, 0) corresponding to the string of upper four bits $(b_{11}, b_{10}, b_{9}, b_{8})$ makes the logarithmic transformation lower bit string D_{LOW} $(d_{3}, d_{2}, d_{1}, d_{0})$, i.e., D_{LOW} (0, 1, 1, 0).

10

15

20

25

The logarithmic transformation upper bit string D_{UP} (1, 1, 0, 0) and the logarithmic transformation lower bit string D_{LOW} (0, 1, 1, 0) are combined into the final logarithmic transformation data D (1, 1, 0, 0, 0, 1, 1, 0).

In Fig. 2, a pointer t attached to the logarithmic transformation data D given the transformation indicates the position of the decimal point. Consequently, in such cases that the logarithmic transformation data D is buffered by a register circuit or the like for parallel output, the physical bit position in the register circuit or the like can be represented by the pointer to indicate the boundary (the position of the decimal point) between the logarithmic transformation upper bit string D_{UP} and the

logarithmic transformation lower bit string D_{LOW} .

5

10

15

20

25

Nevertheless, the mode of expression of the boundary (the point of the decimal point) between the logarithmic transformation upper bit string D_{UP} and the logarithmic transformation lower bit string D_{LOW} of the logarithmic transformation data D is not limited to the pointer t.

In one modified example, a single bit may be added to the position of the boundary between the logarithmic transformation upper bit string D_{UP} and the logarithmic transformation lower bit string D_{LOW} . Here, the logarithmic transformation data D has a total of (m + 1) bits with the single additional bit as a bit indicating the position of the decimal point.

In another modified example, a single bit may be added to the position of the boundary between the logarithmic transformation upper bit string D_{UP} and the logarithmic transformation lower bit string D_{LOW} while the least significant bit d_0 of the logarithmic transformation lower bit string D_{LOW} is removed. Here, the logarithmic transformation data D has a total of m bits with the single additional bit as a bit indicating the position of the decimal point.

According to the present embodiment, the logarithmic transformation of input data B resulted in logarithmic transformation data D showing values in close agreement with its theoretical values. Incidentally, the accuracy of the logarithmic transformation will be described specifically in conjunction with the following practical example. As shown in the evaluations in Fig. 12, when 16-bit input data B was logarithmically transformed

by this logarithmic transformer, the logarithmic transformation data D showed values in close agreement with the theoretical values.

Moreover, the logarithmic transformer of the present embodiment can be made of logic operation elements extremely fewer than with the conventional address decoder 1 shown in Fig. 1. This allows a reduction in circuit scale etc.

5

10

15

20

25

For example, the logarithmic transformation upper bit string generating unit 3 can detect and identify the active bit and the bit number S in the input data B by using a small-scale comparator or decoder circuit which is composed of logic operation elements.

In generating the p-bit logarithmic transformation upper bit string D_{UP} equivalent to the bit number S, the binary data can be generated from the bit number S by using a small-scale decoder circuit which is composed of logic operation elements.

In addition, the logarithmic transformation lower bit string generating unit 4 can be implemented as a small-scale register circuit or the like since it determines the logarithmic transformation lower bit string D_{LOW} by simply selecting and extracting predetermined bits from the input data B.

The circuit scale can also be reduced due to the absence of the configuration where data corresponding to logarithmic transformation is prestored in a ROM or the like as if in the prior art.

As illustrated above, the logarithmic transformer of the present embodiment has a new configuration which allows a reduction in circuit scale and the like with useful effects in the field of digital signal processing.

[Example]

5

10

15

20

25

Now, with reference to Figs. 5 to 12, description will be given of a more concrete, practical example of embodiment.

Fig. 5 is a diagram showing the configuration of an FM/AM receiver which utilizes the logarithmic transformer of this practical example. Figs. 6 and 7 are diagrams showing the circuitry of the logarithmic transformer. Figs. 8 to 11 are charts showing the operation and function of the logarithmic transformer. Fig. 12 is a chart showing evaluation of the logarithmic transformer.

In Fig. 5, the FM/AM receiver utilizing the logarithmic transformer of this practical example comprises an RF amplifier 6, a mixer 7, a local oscillation circuit 8, and an IF amplifier 9. The RF amplifier 6 receives arrival waves through an antenna 5. The local oscillation circuit 8 has such circuits as a PLL and a VCO, and generates a local oscillation signal. The mixer 7 mixes the local oscillation signal and the reception signal to generate an intermediate frequency signal (IF signal) and the like. The IF amplifier 9 amplifies the intermediate frequency signal.

The FM/AM receiver further comprises an A/D conversion unit 10, an FM detection unit 11, and an AM detection unit 12. The A/D conversion unit 10 performs analog-to-digital conversion to convert the intermediate frequency signal amplified by the IF amplifier 9 into digital data. The FM detection unit 11 applies predetermined digital signal processing to the digital data to detect an FM detection signal. The AM detection unit 12 applies predetermined digital signal processing to the digital data to detect an AM detection signal.

Here, the AM detection unit 12 not only generates the foregoing AM detection signal but also performs full-wave rectification on the digital data supplied from the A/D conversion unit 10 for AM detection. The AM detection unit 12 thus outputs data which indicates field intensity for use in detecting the presence or absence of sending stations or the like.

5

10

15

20

25

Incidentally, the data indicating field intensity, generated through the full-wave rectification and AM detection, is linear data. In consideration of the dynamic range and other factors of this FM/AM receiver, the linear data is hard to process as-is. For this reason, the logarithmic transformer of this practical example is provided to logarithmically transform the data indicating field intensity before processing.

Next, the circuit configuration of the logarithmic transformer in this practical example will be described in detail with reference to Figs. 6 and 7.

This logarithmic transformer is configured to transform 16-bit (n=16) transform linear data (hereinafter, referred to as "input data") B indicating field intensity into 8-bit (m=8) logarithmic transformation data D. The circuits shown in Fig. 6 constitute the logarithmic transformation upper bit string generating unit 3 shown in Fig. 2. The circuits shown in Fig. 7 constitute the logarithmic transformation lower bit string generating unit 4 shown in Fig. 2.

In Fig. 6, the logarithmic transformation upper bit string generating unit 3 comprises 15 OR gates $U_{14}-U_0$, 15 AND gates $G_{14}-G_0$, and a multiplexer 13.

The multiplexer 13 has a data input port consisting of 17 input terminals which are designated by the symbols d in the diagram, and a switching control port consisting of 17 control terminals which are designated by the symbols e in the diagram. The multiplexer 13 also comprises an output port for parallel-outputting 3-bit binary data which is designated by the symbols d_6 , d_5 , and d_4 in the diagram.

5

10

15

20

25

As shown in the diagram, the input terminals d of the data input port are respectively given 3-bit binary data (0, 0, 0) to (1, 1, 1) corresponding to decimal values of "0" to "7" in advance.

More specifically, the input terminal d lying at the top in the diagram (the counterpart of the control terminal e to which a decode bit g_{15} to be described later is applied) is given binary data (1, 1, 1). The next input terminal d is given binary data (1, 0, 1), and the next input terminal d binary data (1, 0, 1). The rest of the input terminals d are also previously given predetermined binary data out of the 3-bit binary data (0, 0, 0) to (1, 1, 1).

The individual logic values "1" and "0" in the 3-bit binary data (0, 0, 0) to (1, 1, 1) are set by means of a simple circuit configuration of connecting pull-up resistors and pull-down resistors to a so-called power supply terminal and ground terminal.

The foregoing control terminals e are individually supplied with decode bits $g_{15}\text{-}g_0$ and h_0 to be described later, respectively.

In the diagram, a single input terminal d and a single control terminal e shown adjoining each other constitute each single pair. When a decode bit of logic "1" is applied to the control terminal e in each pair, the above-mentioned binary data applied to the input terminal d which is paired with the control terminal e is output

from the output port as output data (d_6, d_5, d_4) .

5

10

15

20

25

That is, as will be detailed later, when any one of the decode bits $g_{15}-g_0$ and h_0 applied to the respective control terminals e becomes logic "1," the multiplexer 13 performs multiplexing so that the binary data applied to the input terminal d paired with the control terminal e of logic "1" makes the output data (d_6, d_5, d_4) .

The OR gates $U_{14}-U_0$ and the AND gates $G_{14}-G_0$ are wired in predetermined combinations to decode the 16-bit input data B (b_{15} , b_{14} , ..., b_1 , b_0), or the most significant bit (MSB) b_{15} to the least significant bit (LSB) b_0 , into 16-bit decode data G (g_{15} , g_{14} , ..., g_1 , g_0) and decode the single decode bit h_0 . The resultant is output to the foregoing 17 control terminals e in parallel.

Note that the most significant decode bit g_{15} of the decode data G is not associated with any of the foregoing OR gates and AND gates. The most significant bit b_{15} of the input data B is then supplied as-is to the highest-order control terminal e of the multiplexer 13.

The AND gates $G_{14}-G_0$ are of two input type, each having an input terminal of inverted logic and the other input terminal of non-inverted logic. The OR gates $U_{14}-U_0$ are of two input type each. The OR gates $U_{14}-U_0$ and the AND gates $G_{14}-G_0$ are arranged in accordance with the respective bits b_{15} , b_{14} , ..., b_1 , and b_0 of the input data B.

As shown in the diagram, the OR gates $U_{14}-U_0$ are cascaded from the higher order to the lower, so as to perform OR operations between the outputs of the respective OR gates of higher order and predetermined bits of the input data B (b_{15} , b_{14} , ..., b_{1} , b_{0}). The

outputs $u_{14}-u_1$ of the OR gates $U_{14}-U_1$ are supplied to the logic-inverted input terminals of the AND gates $G_{13}-G_0$, respectively. The decode bits $g_{14}-g_0$ to be output from the AND gates $G_{14}-G_0$ are wired to predetermined control terminals e of the multiplexer 13.

Then, the 3-bit bit string (d_6, d_5, d_4) output from the output port of the multiplexer 13 accompanied with the output u_8 of the OR gate U_8 as the most significant bit d_7 , or a bit string (d_7, d_6, d_5, d_4) having a total of four bits, is output as the logarithmic transformation upper bit string D_{UP} mentioned above.

5

10

15

20

25

Next, the operation of the logarithmic transformation upper bit string generating unit 3 having such configuration will be described.

Initially, description will be given of the operation of the OR gates $U_{14}-U_0$. The OR gates $U_{14}-U_0$ operate so that the OR gate corresponding to a highest order bit of logic "1," out of the bits $b_{15}-b_0$ of the input data B, and the OR gates of order lower than the OR gate all output logic "1."

For example, when the output data $B(b_{15}, ..., b_0)$ has the foregoing bit string of (0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1), the OR gate U_{12} corresponding to the highest order bit b_{12} of logic "1" is given a value of logic "1." Moreover, since the OR gates U_{11} - U_0 of order lower than the OR gate U_{12} are cascaded, these OR gates U_{11} - U_0 are also given a value of logic "1."

As a result, the outputs $u_{12}-u_1$ and h_0 of the OR gates $U_{12}-U_0$ all become logic "1" while the outputs u_{14} and u_{13} of the remaining OR gates U_{14} and U_{13} logic "0."

As above, the OR gates $U_{14}\text{-}U_0$ detect a highest order bit of

logic "1" out of the bits $b_{15}-b_0$ of the input data B and set all the outputs of the OR gates corresponding to the bit of logic "1" and lying below the bit to logic "1," thereby outputting the aforementioned candidate for the active bit.

Next, description will be given of the operation of the AND gates $G_{14}\text{-}G_0$.

5

10

20

25

As shown in the diagram, the AND gate G_{14} performs an AND operation between the bits b_{15} and b_{14} . The AND gates G_{13} - G_0 perform AND operations between the outputs u_{14} - u_1 from the OR gates U_{14} - U_1 and the bits b_{13} - b_0 , respectively. Then, the result of detection indicating the true active bit (that is, a single active bit) and its bit number S is output based on the decode bit g_{15} and the outputs (decode bits) g_{14} - g_0 of these AND gates G_{14} - G_0 .

That is, when the most significant bit b_{15} of the input data B is of logic "1," the decode bit g_{15} becomes logic "1" and the decode bit g_{14} output from the AND gate G_{14} becomes logic "0."

The output u_{14} of the OR gate U_{14} becomes logic "1" due to the logic "1" of the bit b_{15} . The outputs u_{13} - u_1 of the remaining OR gates U_{13} - U_1 also become logic "1." Then, the outputs u_{14} - u_1 each having logic "1" are applied to the logic-inverted input terminals of the AND gates G_{13} - G_0 . As a result, the AND gates G_{13} - G_0 output the decode bits g_{13} - g_0 of logic "0" each.

After such logic operations by the OR gates $U_{14}-U_1$ and the AND gates $G_{14}-G_0$, only the bit g_{15} out of the decode bits $g_{15}-g_0$ shows logic "1" and all the other bits $g_{14}-g_0$ logic "0." The foregoing true active bit b_{15} and its bit number S (i.e., 15) are detected and identified thus.

When the fifteenth bit b_{15} of the input data B is of logic "0" and the fourteenth bit b_{14} logic "1," the decode bit g_{15} becomes logic "0" and the decode bit g_{14} output from the AND gate G_{14} becomes logic "1."

Since all the outputs $u_{14}-u_1$ of the OR gates $U_{14}-U_1$ become logic "1," the decode bits $g_{13}-g_0$ of the AND gates $G_{13}-G_0$ all become logic "1."

5

10

15

25

Consequently, when the fourteenth bit b_{14} of the input data B is the highest order bit of logic "1," only the bit g_{14} out of the decode bits g_{15} - g_0 becomes logic "1." With the fourteenth bit b_{14} as the true active bit, the bit number S (i.e., 14) is then detected and identified.

When the fifteenth bit b_{15} and the fourteenth bit b_{14} of the input data B both are of logic "0" and the thirteenth bit b_{13} logic "1," the decode bits g_{15} and g_{14} both become logic "0."

Since the output u_{14} of the OR gate U_{14} becomes logic "0" and the thirteenth bit b_{13} is of logic "1," the decode bit g_{13} of the AND gate G_{13} becomes logic "1."

Then, all the outputs $u_{13}-u_1$ of the OR gates $U_{13}-U_1$ become logic "1," so that the decode bits $g_{12}-g_0$ of the AND gates $G_{12}-G_0$ all become logic "0."

Consequently, when the thirteenth bit b_{13} of the input data B is the highest order bit of logic "1," only the bit g_{13} out of the decode bits g_{15} - g_0 becomes logic "1." With the thirteenth bit b_{13} as the true active bit, the bit number S (i.e., 13) is then detected and identified.

Subsequently, the same logic operation processing follows with

the result that only one of the decode bits g_{15} - g_0 becomes logic "1." The bit of the input data B corresponding to the decode bit of logic "1" can thus be detected as the active bit, allowing unique identification of the bit number S.

5

10

20

25

Next, description will be given of the operation of the multiplexer 13. As described previously, the multiplexer 13 outputs the binary data of an input terminal d which corresponds to the control terminal e to which logic "1" is applied, out of the 17 control terminals e, as a bit string $(d_6,\ d_5,\ d_4)$ from its output port.

Thus, when only a single decode bit out of the decode bits $g_{15}-g_0$ becomes logic "1," the binary data of the input terminal d which corresponds to the control terminal e to which the logic "1" is applied is output as the bit string $(d_6,\ d_5,\ d_4)$.

Consequently, the bit string $(d_6,\ d_5,\ d_4)$ output corresponds to the active bit of the input data B.

Here, the input terminals dare given binary data corresponding to respective bit numbers S in advance. The binary data equivalent to the bit number S of the active bit represented by the decode bits g_{15} - g_0 is thus output as the bit string $(d_6,\ d_5,\ d_4)$.

For example, when the input data $B(b_{15}, ..., b_0)$ has the foregoing bit string (0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1), only the bit g_{12} out of the decode bits g_{15} - g_0 in Fig. 6 becomes logic "1." Since the binary data of the input terminal d corresponding to the control terminal e to which the bit g_{12} is applied is (1, 0, 0), the binary data (1, 0, 0) is output as the bit string (d_6, d_5, d_4) .

Besides, a bit string (d_7, d_6, d_5, d_4) having a total of four bits, including the output u_8 of the OR gate U_8 as the most significant bit d_7 , is output as the logarithmic transformation upper bit string D_{UP} (d_7, d_6, d_5, d_4) , or $D_{UP}(1, 1, 0, 0)$.

Here, if the bit string $(b_{15}-b_7)$, or the fifteenth to seventh bits of the input data B, contains any bit of logic "1," the output u_8 of the OR gate U_8 always becomes logic "1." The bit d_7 of the logarithmic transformation upper bit string D_{UP} (d_7, d_6, d_5, d_4) then becomes logic "1."

5

10

15

20

25

When all the bits in the bit string $(b_{15}-b_7)$, or the fifteenth to seventh bits of the input data B, are of logic "0," the output u_8 of the OR gate U_8 always becomes logic "0." The bit d_7 of the logarithmic transformation upper bit string D_{UP} (d_7, d_6, d_5, d_4) then becomes logic "0."

As above, the bit d_7 of the logarithmic transformation upper bit string D_{UP} (d_7 , d_6 , d_5 , d_4) is set at either logic "1" or "0" depending on whether any one of the bits of the bit string (b_{15} - b_7), or the fifteenth to seventh bits of the input data B, is of logic "1" or all the bits are of logic "0." This allows the generation of the logarithmic transformation upper bit string D_{UP} equivalent to the bit number S of the active bit.

Figs. 8 and 9 are charts showing the above-described operation of the logarithmic transformation upper bit string generating unit 3 in the form of truth tables. Due to space limitation, the shown outputs of the logarithmic transformation upper bit string D_{UP} are for typical values of the input data B. The input data B is shown both in decimal and in binary. The values of the logarithmic

transformation upper bit string D_{UP} are in decimal.

5

10

15

20

25

As shown in Fig. 8, when various values of the input data B are input, logarithmic transformation upper bit strings D_{UP} are output, the strings D_{UP} being equivalent to the bit numbers S of respective highest order bits of logic "1" (active bits) in the bits of the input data B. As shown in the diagram, the output values of the logarithmic transformation upper bit strings D_{UP} in decimal expression thus indicate the integral values of the respective logarithmic transformations of the input data B.

More specifically, in Fig. 9, the bit numbers S of the active bits shown boxed are logarithmically transformed with the bits of order lower than the active bits (represented by the symbol "*") as don't-care. The integral parts of the resultant logarithms are output as the logarithmic transformation upper bit strings D_{UP} .

Next, with reference to Fig. 7, description will be given of the configuration of the logarithmic transformation lower bit string generating unit 4 in this practical example.

This logarithmic transformation lower bit string generating unit 4 comprises a plurality of AND gates $X_{15}-X_1$, an OR gate X_0 , and a multiplexer 14.

Here, the multiplexer 14 has a configuration similar to that of the multiplexer 13 shown in Fig. 13, having a data input port consisting of 16 input terminals d and a switching control port consisting of 16 control terminals e to be paired with the respective input terminals d. The multiplexer 14 also has an output port for outputting 4-bit (m=4) logarithmic transformation lower bit string D_{LOW} $(d_3,\ d_2,\ d_1,\ d_0)$ to be described later.

When one of the 16 control terminals e is set to logic "1," the 4-bit binary data applied to the input terminal d to be paired with the control terminal is output as the logarithmic transformation lower bit string D_{LOW} (d₃, d₂, d₁, d₀).

5

10

15

20

25

As shown in the diagram, the highest-order control terminal e of the multiplexer 14 and the output of the AND gate X_{15} are connected to each other. The next control terminal e and the output of the AND gate X_{14} are connected to each other. The next control terminal e and the output of the AND gate X_{13} are connected to each other. Similarly, the rest of the control terminals e and the outputs of the AND gates X_{12} - X_1 are successively connected to each other in one-on-one correspondence. The lowest-order control terminal e is connected with the output of the OR gate X_0 .

Moreover, the input terminals d arranged in association with the foregoing 16 control terminals e from the highest order to the lowest, respectively, are supplied with the bits b_{14} , b_{13} , ..., b_{1} , b_{0} of the input data B (b_{15} , b_{14} , ..., b_{1} , b_{0}), each with four bits shiftingly assigned.

More specifically, the highest input terminal d paired with the control terminal e which is connected to the AND gate X_{15} receives a bit string $(b_{14},\ b_{13},\ b_{12},\ b_{11})$ in parallel. The input terminal d paired with the control terminal e which is connected to the AND gate X_{14} receives a bit string $(b_{13},\ b_{12},\ b_{11},\ b_{10})$ in parallel. The input terminal d paired with the control terminal e which is connected to the AND gate X_{13} receives a bit string $(b_{12},\ b_{11},\ b_{10},\ b_{9})$ in parallel. Similarly, the rest of the input terminals d successively receive specific four bits of the input data B in parallel.

Note that when it is thus shiftingly assigned in units of four bits, the input data B will run out of bits to assign. Then, bits of logic "0" are added to the shortfall so that the input terminals d are all supplied with four bits of binary data.

That is, the lowest-order input terminal d (input terminal paired with the control terminal e which is connected to the OR gate X_0) of the multiplexer 14 is given binary data (0, 0, 0, 0). The next higher input terminal d is given binary data $(b_0, 0, 0, 0)$. O). The next higher two input terminals d are given binary data $(b_1, b_0, 0, 0)$ and $(b_2, b_1, b_0, 0)$, respectively.

5

10

25

The additional bits of logic "0" are set by means of a simple circuit configuration of connecting pull-down resistors to a so-called ground terminal.

The AND gates $X_{15}-X_1$ are of four input type, and are wired to input the logarithmic transformation upper bit string D_{UP} (d₇, d₆, d₅, d₄).

As shown in the diagram, predetermined input terminals out of the respective four input terminals of the AND gates $X_{15}-X_1$ are of inverted logic.

The AND gates $X_{15}-X_1$ thus detect the binary value of the logarithmic transformation upper bit string D_{UP} (d_7 , d_6 , d_5 , d_4), thereby detecting the bit number S of the active bit described above.

Take a concrete example. When the foregoing input data B (0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1) is input and D_{UP} (1, 1, 0, 0) is input as the logarithmic transformation upper bit string D_{UP} (d_7, d_6, d_5, d_4) , the output of the AND gate X_{12} alone becomes logic "1" while the outputs of the other AND gates X_{15} - X_{13} and X_{11} - X_1

all become logic "0."

5

10

15

Thus, by means of the AND gates $X_{15}-X_1$, the twelfth bit b_{12} corresponding to the logarithmic transformation upper bit string D_{UP} (1, 1, 0, 0) is detected as the active bit. The output of the AND gate X_{12} , having logic "1," is supplied to the predetermined control terminal e of the multiplexer 14.

The input terminal d corresponding to the control terminal e which is connected to the AND gate X_{12} is given the binary data of the bit string $(b_{11}-b_8)$, or the eleventh to eighth bits of the input data B. A bit string (0, 1, 1, 0) out of the foregoing input data B (0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 1) is thus output from the multiplexer 14 as the logarithmic transformation lower bit string D_{LOW} (d_3, d_2, d_1, d_0) .

As above, the AND gates $X_{15}-X_1$ detect the bit number S of the active bit represented by the logarithmic transformation upper bit string D_{UP} (d_7 , d_6 , d_5 , d_4), and make the multiplexer 14 output the data of the string of four bits lower than the bit number S out of the bit string of the input data B.

Next, the operation of the logarithmic transformation lower bit string generating unit 4 will be described with reference to Figs. 10 and 11. Figs. 10 and 11 are charts showing the operation in the form of truth tables. The input data B is shown in decimal and in binary. The values of the logarithmic transformation data D generated finally are shown in decimal.

Initially, in Fig. 9, the logarithmic transformation upper bit string generating unit 3 generates a logarithmic transformation upper bit string D_{UP} based on the active bit, shown boxed in the

diagram, out of the bits of the input data B.

5

10

15

20

25

Meanwhile, the logarithmic transformation lower bit string generating unit 4 transforms four bits of order lower than the active bit, out of those indicated by the symbol "*" in Fig. 9, into a logarithmic transformation lower bit string D_{LOW} which shows the value of the fractional part.

Here, as shown in Fig. 10, the bit strings indicated by the symbol "*" in Fig. 9 shall be shifted together to lower order by one bit, assuming that decimal points lie in the positions indicated by the symbol "·". Then, logarithmic transformation data D is generated with the logarithmic transformation upper bit string D_{UP} and the logarithmic transformation lower bit string D_{LOW} , which express the integral part of the logarithmic transformation value and the fractional part of the logarithmic transformation value, respectively, with the symbol "·" as the boundary therebetween.

The logarithmic transformation lower bit string generating unit 4 uses the circuits shown in Fig. 7 to perform the processing of selecting and extracting the logarithmic transformation lower bit string D_{LOW} , which expresses the fractional part of the logarithmic transformation value, from the input data B. The logarithmic transformation lower bit string D_{LOW} is output as the bit string of lower order to follow the logarithmic transformation upper bit string D_{UP} .

That is, as shown in Fig. 11, the logarithmic transformation upper bit string D_{UP} generated based on a boxed active bit is followed by the logarithmic transformation lower bit string D_{LOW} which is the output of an intact string of four bits of order lower than

the active bit.

5

10

15

20

25

Then, this logarithmic transformer outputs the m-bit binary data composed of the logarithmic transformation upper bit string D_{UP} and the logarithmic transformation lower bit string D_{LOW} as the logarithmic transformation data D.

Consequently, the logarithmic transformation data D shows the result of logarithmic transformation in the form of the sum of an integral value and a fractional value as shown in decimal in Fig. 11. Since the fractional value is added to the integral value of insufficient accuracy, it is possible to generate logarithmic transformation data D of higher accuracy.

Fig. 12 is a chart for showing the accuracy of transformation of the logarithmic transformer in this practical example. The shown evaluation is for the case where 16-bit input data B is logarithmically transformed into 8-bit logarithmic transformation data D.

As can be seen from the chart, the comparison between the theoretical values of logarithmic outputs for respective values of the input data B ranging from "0" to "65535" in decimal and the actual values of the logarithmic transformation data D determined by this logarithmic transformer showed extremely high closeness therebetween. This demonstrated extremely high accuracy of the logarithmic transformation.

As has been described, according to the present embodiment, the practical example, and the modified examples thereof, logarithmic transformation can be performed by fewer logic operation elements. It is therefore possible to achieve a significant

reduction in circuit scale and the like. The processing time

necessary for the logarithmic transformation can also be reduced greatly. Besides, high logarithmic transformation accuracy can be obtained as shown in Fig. 12.

It is thus possible to provide a logarithmic transformer of new configuration which satisfies the requirements of the logarithmic transformer. Useful effects can be provided for wide fields of digital signal processing, including digital communications equipment and digital television sets which are under research and development with the progress of multimedia.

5

10

15

20

25

Incidentally, as has been described with reference to Figs. 2, 4, 7, 9, 10, and 11, in the present embodiment, the practical example, and the modified examples thereof, the binary data string (logarithmic transformation lower bit string) D_{LOW} for expressing the fractional part of a logarithmic transformation value is extracted from a bit string of order lower than the active bit in the input data B. The resultant is then combined with the logarithmic transformation upper bit string D_{UP} to finally generate the logarithmic transformation data D.

Here, the processing of extraction from a bit string of order lower than the active bit in the input data B is performed only once before the resultant is simply combined with the logarithmic transformation upper bit string D_{UP} to generate the logarithmic transformation data D. This allows a significant reduction in the time necessary for the logarithmic transformation processing.

For a further improvement to the logarithmic transformation accuracy, however, the following processing may also be performed.

That is, a highest order bit of logic "1" similar to the one

described above is detected from the entire remaining bit string of order lower than the active bit in the input data B, not a bit string of order lower than the active bit, i.e., a string of predetermined q (q = 4) bits. More specifically, an active bit (hereinafter, referred to as "fractional active bit") is detected from the bit string which expresses the fractional part of the logarithm, indicated by the symbol "*" in Figs. 9 and 10.

5

10

15

20

25

Then, the logarithmic transformation lower bit string D_{LOW} which expresses the fractional part of the logarithm is generated from the binary data corresponding to the position of the fractional active bit (binary data expressing the fractional value) and the remaining bit string of order lower than the fractional active bit.

This makes it possible to generate logarithmic transformation data D which precisely expresses the fractional part of the logarithm even if the number of bits of the binary data for expressing the fractional part of the logarithm needs to be reduced in order to satisfy general requirements in generating logarithmic transformation data D in a limited number of bits m. In other words, it is possible to improve the resolution of the fractional logarithm with a smaller number of bits. This in turn allows the generation of logarithmic transformation data D corresponding to input data B with high accuracy.

In addition, such processing of detecting a fractional active bit may be repeated a plurality of times (two or more times). The double or multiple processing can further improve the resolution of the fractional logarithm, allowing logarithmic transmission data Dm of higher accuracy.

The embodiment and the practical example have dealt mainly with a logarithmic transformer which is configured as hardware. Nevertheless, the logarithmic transformer may be a computer program for logarithmic transformation which is run on an electronic apparatus comprising a computer (CPU) or the like capable of digital processing.

5

10

15

More specifically, a computer program having the function equivalent to that of the logarithmic transformer described in the embodiment and the practical example can be created and run on an electronic apparatus such as a personal computer (PC), to achieve a significant reduction in the processing time required for logarithmic transformation with high logarithmic transformation accuracy etc.

While there has been described what are at present considered to be preferred embodiments of the present invention, it will be understood that various modifications may be made thereto, and it is intended that the appended claims cover all such modifications as fall within the true spirit and scope of the invention.